Applicant: Chinnugounder S

Serial No.: 10/054,358 Filed

: January 17, 2002

Page

t No.: 10559-650001 / P12972

In the claims:

Claims 19 – 23 have been withdrawn, without prejudice.

kumar et al.

Please amend the claims as follows:

(Currently amended) Circuitry for controlling the oscillating frequency of an 1. oscillator, the circuitry comprising:

a plurality of capacitors, each of which is independently selectable by a control signal, and each of which provides a controllable amount of capacitance to the oscillator to control the oscillating frequency of the oscillator; and

a bias circuit to provide a substantially constant voltage signal to bias at least one of the plurality of capacitors.

- (Original) The circuitry of claim 1, wherein each of the plurality of capacitors has 2. a different capacitance than the other capacitors, and a predefined amount of capacitance is provided by a predetermined combination of capacitors.
- (Original) The circuitry of claim 2, wherein the capacitors are drain-source 3. connected MOSFETs.
- (Original) The circuitry of claim 3, wherein the MOSFETs are P-type 4. enhancement mode MOSFETs.
- 5. (Original) The circuitry of claim 3, wherein the MOSFETs are N-type depletion mode MOSFETs.
- (Original) The circuitry of claim 1 wherein the capacitors are selected from the 6. group consisting of on-chip metal capacitors, on-chip poly capacitors, and discrete capacitors.
- 7. (Original) The circuitry of claim 1, wherein each of the capacitors corresponds to a transmission gate switch.



Applicant: Chinnugounder Schalkumar et al.

Serial No.: 10/054,358 Filed: January 17, 2002

Page : 3 of 11

8. (Original) The circuitry of claim 7, further comprising a set of memory registers to provide the control signals for selecting the individual capacitors

t No.: 10559-650001 / P12972

- 9. (Currently amended) The circuitry of claim 8, wherein further comprising a set of buffer devices to decouple the transmission gate switches are decoupled from the set of memory registers by a set of buffer circuitry to prevent noise in the memory registers from passing to the capacitors through the transmission gate switches.
- 10. (Currently amended) The circuitry of claim 9, wherein further comprising a low pass filter connected to a direct-current voltage supply to generate a filtered voltage signal to power the set of buffer deviceseircuitry is powered by a filtered power signal.
- 11. (Original) The circuitry of claim 1, wherein the oscillator includes a resonator and an inverting amplifier.
- 12. (Currently amended) The circuitry of claim 11, wherein a first subset of the plurality of capacitors is selectively electrically coupled to a first terminal of the resonator, and a second subset of the plurality of capacitors is selectively electrically coupled to a second terminal of the resonator.
 - 13. (Currently amended) An electronic device comprising:

a real time clock for generating to generate a real time clock signal having a frequency suitable for deriving a system time signal, the real time clock having a digitally tunable oscillator for digitally adjusting an operating frequency of the real time clock to speed up or slow down the system time signal; and

a memory device <u>for-storing- to store</u> data representing a configuration of the digitally adjusted tunable oscillator.



Applicant: Chinnugounder Stilkumar et al.

Serial No.: 10/054,358 Filed: January 17, 2002

Page : 4 of 11

14. (Original) The electronic device of claim 13, further comprising a communication port for receiving a reference time signal, wherein the digitally tunable oscillator is digitally adjusted according to the reference time signal to minimize the difference between the system time signal and the reference time signal.

et No.: 10559-650001 / P12972

15. (Original) The electronic device of claim 13, wherein the digitally tunable oscillator includes a capacitor bank having a set of capacitors with capacitance values in a binary-weighted relationship, the capacitors selectable through a set of control signals.

16. (Original) A method comprising:

generating a set of control signals to select a subset of capacitors from a set of capacitors; connecting the selected subset of capacitors to an oscillator;

generating an oscillating signal using the oscillator and the selected subset of capacitors in combination; and

generating a system time signal using the oscillating signal.

- 17. (Original) The method of claim 16, further comprising receiving a reference time signal, comparing the reference time signal with the system time signal, and modifying the set of control signals in response to the difference between the reference time signal and the system time signal to select a different subset of capacitors.
- 18. (Original) The method of claim 17, further comprising saving data representing the setting of the control signals in a memory.
- 19. (Withdrawn) A method of generating a time signal comprising:
 generating a system time signal using a real time clock circuit that has a tunable oscillator for adjusting an operation frequency of the real time clock circuit;

receiving a reference time signal over a network;



Applicant: Chinnugounder S

lkumar et al.

et No.: 10559-650001 / P12972

Serial No.: 10/054,358 Filed

: January 17, 2002

Page

: 5 of 11

adjusting the tunable oscillator to increase or decrease the operating frequency of the real time clock circuit in response to a difference between the system time signal and the reference time signal.


- (Withdrawn) The method of claim 19 wherein adjusting the tunable oscillator 20. comprises adjusting a set of control signals to modify a selection of a set of capacitors within a capacitor bank, the selection of the set of capacitors correlating to the operating frequency of the real time clock circuit.
- (Withdrawn) Apparatus for providing a variable level of capacitance, comprising: 21. a plurality of capacitors, each capacitor selectable through an independent control signal generated by a logic circuit, the selected capacitors providing an amount of capacitance that is the sum of the individual capacitances of the selected capacitors; and

buffer circuitry for decoupling the plurality of capacitors from the logic circuit to prevent noise in the logic circuit from affecting the plurality of capacitors.

- (Withdrawn) The apparatus of claim 21, further comprising a filter circuit connected to a power supply to generate a filtered power supply signal that is used to power the buffer circuitry.
- 23. (Withdrawn) The circuit of claim 21, further comprising transmission gates, each of which corresponds to one of the plurality of capacitors and can be turned on by the independent control signal when the corresponding capacitor is selected.
 - **√** 24. (Currently amended) Apparatus comprising:

a control unit configured to control a real time clock signal having a frequency suitable for deriving a time signal representing time, the control unit to generate generating a set of control signals, each of which independently selects a capacitor from a plurality of capacitors, the selected capacitors being coupled to an oscillator, the selected capacitors in combination





Serial No.: 10/054,358 Filed: January 17, 2002

Page

6 of 11

proving a controllable amount of capacitance to the oscillator to control the oscillating frequency of the oscillator real time clock signal.

Attorney's D

t No.: 10559-650001 / P12972

- 25. (Original) The apparatus of claim 24 in which the control unit is disposed within a computer chipset.
- 26. (Currently amended) The apparatus of claim 24, further comprising circuitry for generating a to generate the system time signal based on the oscillating frequency of the oscillator.
- 27. (Original) The apparatus of claim 26, further comprising a memory for storing the configuration of the set of control signals, and a data processing unit that processes data based on the system time signal.

Please add the following claims:

- 28. (New) The electronic device of claim 13 in which the digitally tunable oscillator oscillator can be adjusted to oscillate at a frequency equal to 32768 Hz.
- 29. (New) The electronic device of claim 24 in which the plurality of capacitors include a subset of capacitors that, when coupled to the oscillator, causes the oscillator to oscillate at a frequency of 32768 Hz.
- 30. (New) The circuitry of claim 1 in which the bias circuit comprises a low pass filter connected to a voltage supply to generate a filtered voltage signal to bias the capacitors.
- 31. (New) The circuitry of claim 4 in which the filtered voltage signal has a voltage level sufficient to bias the P-type enhancement mode MOSFETs into saturation.
- 32. (New) The circuitry of claim 30 in which each of the capacitors has a first terminal selectively coupled to the oscillator and a second terminal coupled to the filtered voltage signal.



ılkumar et al. Applicant: Chinnugounder Se

Serial No.: 10/054,358 Filed

: January 17, 2002

Page

: 7 of 11

(New) An apparatus comprising: 33.

an oscillator; and

a plurality of capacitors, each of which is independently selectable by a control signal, and each of which provides a controllable amount of capacitance to the oscillator to control an oscillating frequency of the oscillator, each capacitor comprising a drain-source connected MOSFET.

t No.: 10559-650001 / P12972

- (New) The apparatus of claim 33, further comprising a low pass filter to generate 34. a filtered voltage signal for biasing at least one of the capacitors.
- (New) The apparatus of claim 33, further comprising a device that generates a 35. time signal based on the oscillating frequency of the oscillator.